	DR. BABASAHI	EB AMBEDKAR TECHNOLOGI	CAL UNIVERSITY,	, LONERE	
	Supplementary Examination – Summer 2022				
	Course: B. Tech.	Branch : Electrical Engineering	Semester :IV		
	Subject Code & Name: Analog and Digital electronics [BTEEE-406B]				
	Max Marks: 60	Date:	Duration: 3 H	r.	
	 Instructions to the Students: All the questions are compulsory. The level of question/expected answer as per OBE or the Course Outcome (CO) onwhich the question is based is mentioned in () in front of the question. Use of non-programmable scientific calculators is allowed. Assume suitable data wherever necessary and mention it clearly. 				
Q. 1 A)	Solve Any Two of th Explain cascading of	e following. amplifiers with suitable diagram.		CO1	6
B)	Implement following expression using 8:1 multiplexer F (A, B, C, D) = Σ m (0, 2, 3, 6, 8, 9, 12, 14)			CO6	6
C)	Explain frequency res	ponse curve in detail		CO1	6
Q.2	Solve Any Two of th	e following.			
A)	Explain block diagram of an OPAMP in detail			CO2	6
B)	Explain different parameters of an OPAMP			CO2	6
C)	Compare TTL and CM	AOS		CO4	6
Q. 3	Solve Any One of th	e following.			
A)	Perform following operations i) (10111.011) - (10110.110) ii) subtract (1000) ₂ - (0110) ₂ using 2's complement method		ethod	CO3	6
B)	Using the rules of Bo basic gates $XY + X\overline{Y}Z + X\overline{Y}$	olean Algebra Simplify the following ar $\sqrt{Z} + \overline{X}YZ$	nd implement using	CO3	6
C)	Implement all basic	logic gates using NOR Gate.		CO3	6
Q.4	Solve Any Two of th	e following.			
A)	Explain Serial in Seria	al out shift register with waveforms		CO4	6
B)	Design mod-6 ripple of	counter		CO4	6
C)	Explain J-K flip flop			CO4	6
Q. 5 A)	Solve Any One of the Minimize the following minimized expression $F(A, B, C, D) = \Sigma I$	e following. ng expression using K-Map method and on using logic gates n (0,1, 2, 3, 6, 8, 9, 12,13, 14,15) + d	implement the (5, 7, 10)	CO5	6
B)	Compare combination	al circuit and sequential circuit		CO5	6
C)	Explain operation of f	full Subtractor.		CO6	6